Regviz

Espressif Systems /ESP32-S3 /SPI0 /MISC

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MISC

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S3/SPI0/MISC#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (FSUB_PIN)FSUB_PIN 0 (SSUB_PIN)SSUB_PIN 0 (CK_IDLE_EDGE)CK_IDLE_EDGE 0 (CS_KEEP_ACTIVE)CS_KEEP_ACTIVE

Description

SPI0 misc register

Fields

FSUB_PIN

Flash is connected to SPI SUBPIN bus.
SSUB_PIN

Ext_RAM is connected to SPI SUBPIN bus.
CK_IDLE_EDGE

1: SPI_CLK line is high when idle. 0: SPI_CLK line is low when idle
CS_KEEP_ACTIVE

SPI_CS line keep low when the bit is set.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data